


Sync Generator Circuitry




The basic frequency of the sync generator is a 12.096MHz clock, generated by a crystal controlled oscillator consisting of crystal Y1, transistor Q9 and several discrete components. The output of the oscillator is 12MHz. The base frequency is then divided down by binary counters P4, P5 and P6. These provide the various horizontal sync frequencies (1H-256H). The final output of the horizontal sync chain is 256H. The 256H signal, as well as other horizontal signals, are used to generate the H-sync timing pulses at flip-flop N4.

256H (the inversion of 256H) is used to clock two stages of vertical sync counters to form the various vertical sync frequencies (1V-128V). The frequencies then address a sync PROM M6 and the data is latched at the output of L6. The outputs of this latch are the various polarities and phases of the vertical timing frequencies. These frequencies are used in conjunction with the horizontal timing signals to synchronize the video monitor display. This display consists of 262 horizontal lines per frame, with each line being the time equivalent of 768 (12MHz) clock pulses. Each frame repeats 60 times per second providing the necessary frequency of display refresh to maintain a stable non-flickering display.


Denotes a signature

Power Input Circuitry



Denotes a test point

Microprocessor




Watch Dog Reset

The reset counter in the microprocessor control circuitry is a 4-bit decade counter, B5. The QD output of this counter is the RESET signal to the MPU. Counter B5 counts how many times the VBLANK signal changes states. On every low-to-high transition of VBLANK, the counter advances to the next count in its sequence. Meanwhile, the WATCHDOG signal, generated by the MPU at various times during its normal sequence of instructions, is resetting the counter back to zero.

If for some reason, the MPU program strays from its intended instruction sequence and the WATCHDOG signal does not occur before this counter counts up to a point where the QD output goes high, a RESET signal is generated to the MPU. The RESET signal causes the MPU to restart its instruction sequences from the beginning of the program.

Denotes a test point

Address Decoder



The MPU address decoding circuitry turns on or enables the appropriate game circuitry (i.e., RAM, ROM, latches, etc.) at the correct time, so that information can be transferred back and forth between the game circuitry and the MPU.

NOTICE TO ALL PERSONS RECEIVING THIS DRAWING: CONFIDENTIAL. Reproduction, without the specific written permission of Atari, Inc., Sunnyvale, CA. This drawing is only conditionally issued, and neither receipt nor possession thereof confers or transfers any right in, or license to use, the subject matter of the drawing or any design or technical information shown hereon, in whole or in part, to reproduce this drawing or any part thereof, except for manufacture by vendors of Atari, Inc. and for manufacture under the corporation's written license. No right to reproduce this drawing is granted or the subject matter thereof unless by written agreement with or written permission from the corporation.



Sheet 1, Side B


WARLORDS™

Sync Generator
MPU
Address Decoder
RAM
ROM
Power Input


Section of 036434-01 B

RAM Circuitry

The MPU uses RAM memory to temporarily store information which it will later recall. The MPU is capable of writing (putting data into) the RAM, and then later reading (pulling data out of) the RAM, via address bus AB0-AB9 and bidirectional data bus DB0-DB7.



ROM Circuitry



HEXADECIMAL ADDRESS		R/W	DATA						FUNCTION		
HEXADECIMAL ADDRESS		R/W	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
0000-03FF			D	D	D	D	D	D	D	D	Program RAM
0400-07BF			D	D	D	D	D	D	D	D	Playfield RAM
07C0-07CF			D	D	D	D	D	D	D	D	Object Code
07D0-07DF			D	D	D	D	D	D	D	D	Vert. Position
07E0-07EF			D	D	D	D	D	D	D	D	Horiz. Position
0800		R			D						1 Player Cost
		R				D					24 Player Cost
		R					D				High-Score Music
		R						D			German/Spanish Language
		R							D		English/Spanish Language
0801		R	D	D							No. of Coins Per Credit
		R		D	D						Right Coin Mech
		R			D						Left Coin Mech
		R				D	D	D			Bonus Coin Adder
0000		R	D								Upright/Cocktail
		R		D							VBLANK
		R			D						Self-Test Switch
		R				D					Diag. Step Switch
0C01		R	D								Left Coin Switch
		R		D							Center Coin Switch
		R			D						Right Coin Switch
		R				D					Slam Switch
		R					D				Player Start (PS4)
		R						D			Player Start (PS3)
		R							D		Player Start (PS2)
		R								D	Player Start (PS1)
1000-100F			D	D	D	D	D	D	D	D	Custom Audio Chip
1800											IRQ Reset
1C00		W	D								Right Coin Counter
1C01		W	D								Center Coin Counter
1C02		W	D								Left Coin Counter
1C03		W	D								LED 1
1C04		W	D								LED 2
1C05		W	D								LED 3
1C06		W	D								LED 4
4000		W									Watchdog
5000-7FFF		R	D	D	D	D	D	D	D	D	Program ROM